A novel parallel algorithm for matrix multiplication is presented. The hyper-systolic algorithm makes use of a one-dimensional processor abstraction. The procedure can be implemented on all types of parallel systems. It can handle matrix-vector multiplications as well as transposed matrix products.
Introduction
Matrix multiplication is a fundamental operation in most numerical linear algebra applications. Its efficient implementation on parallel high performance computers, together with the implementation of other basic linear algebra operations, is therefore an issue of prime importance when providing these systems with scientific software libraries [1] . Consequently, considerable effort has been devoted in the past to the development of efficient parallel matrix multiplication algorithms, and this will remain a task in the future as well.
A general rule, which applies not only to matrix multiplication is, that the choice of a proper parallel algorithm strongly depends on the architecture of the parallel computer on which the algorithm is to run. System aspects, such as SIMD or MIMD mode of operation, distributed or shared memory organization, cache or memory bank structure, construction and latency of the communication network, processor performance and size of local memory, etc., may render an algorithm which is highly efficient for one system rather impractical for another system. Even on a given system it may be necessary to switch algorithms in different problem size domains.
As a consequence, one needs a diversity of algorithms for one and the same operation, as well as systematic design approaches which allow to construct new algorithms or to modify existing ones in such a way that they suit both a given implementation system and problem size domain. In the following, one such design approach is presented and applied to matrix multiplication. The procedure will lead us to a novel class of parallel matrix multiplication algorithms which are applicable to distributed memory computers whose interconnection pattern includes a ring as a subset of the system connectivity. This novel scheme is called the hyper-systolic matrix multiplication, as it is based on the hyper-systolic parallel computing concept [2] . The latter is generalizable to any kind of commutative and associative operation on abstract data types [3] . The communication complexity of the hyper-systolic matrix multiplication is O(n 2 p 1 2 ), with n being the matrix dimension and p the number of processors, and thus, it is comparable to best parallel standard methods.
The work presented is part of a program to develop a novel practicable form of distributed BLAS-3 (PBLAS-3). In a forthcoming publication, we will give algorithms for transposed matrix products and level-2 linear algebra computations.
The paper is organized as follows: in Section 2, we shortly comment on systolic algorithms and the origin of hyper-systolic algorithms and review in brief the problem of distributed matrix multiplication. In Section 3, we develop the one-dimensional (1D) hyper-systolic matrix multiplication algorithm in a systematic way, starting from Fox' algorithm on a two-dimensional (2D) mesh [4] . In Section 4, the concept of the hyper-systolic algorithm involving two data arrays is introduced. The algorithmic presentation of the hyper-systolic matrix multiplication is given in Section 5, Section 6 deals with the mapping of the problem onto parallel systems and finally, Section 7 presents some results from implementations on a SIMD computer.
Background

Systolic arrays
Systolic arrays are cellular automata models of parallel computing structures in which data processing and transfer are pipelined and the cells carry out functions of equal load between consecutive communication events. Systolic algorithms are parallel algorithms which, as far as abstract automata models are concerned, make efficient use of systolic arrays. For more precise definitions of systolic algorithms and arrays and for many examples, the reader is referred to the monographs under references [5] and [6] (for a number of systolic matrix multiplication algorithms see Chapter 3 of [6] ). The original motivation behind the systolic array concept was its suitability for VLSI implementation [7, 8] . Only a few systolic algorithms, however, have been implemented in VLSI chips or hardware devices. With the advent of commercially available parallel computers, systolic algorithms have found an attractive implementation medium for they match the local regular interconnection structure as present in or easily implementable on many parallel architectures.
Systolic algorithms can efficiently be implemented in the SIMD model, wherebeing synchronous and regular-they avoid time consuming synchronization operations. Apart from these implementation issues, a very attractive feature is the availability of methodologies for the systematic design of systolic algorithms. Projection of regular dependence graphs has evolved as one such technique [5, 6, [9] [10] [11] [12] [13] [14] [15] [16] .
As shown elsewhere [17] [18] [19] , such structures can easily be transformed into data-parallel programs. The pattern of systolic arrays induces characteristic features into the respective data-parallel programs. In particular, a dataparallel program realizing a systolic algorithm consists of a sequence of identical steps organized in a loop whose counter corresponds to the clock of the underlying systolic array automaton model. Further, the local regular interconnection pattern of a systolic array results in the use of only local synchronized communication in the respective data-parallel program as exemplified by the shift-type operations (e.g. cshift and eoshift).
Hyper-systolic algorithms
Hyper-systolic algorithms have been introduced for various numerical applications in order to further reduce the communication expense of systolic algorithms. The advantage of the hyper-systolic over the systolic data flow first has been demonstrated for the case of so-called n 2 -problems, i.e., numerical problems that involve O(n 2 ) computation events on pairs of elements in a system of n elements [2] .
The systolic computation of n 2 -problems on a parallel computer equipped with p processors involves O(np) communication events. The hyper-systolic algorithm can reduce the communication complexity to O(np 1 2 ), as has been shown for a prototype n 2 -problem, the computation of all n 2 two-body forces for a system of n gravitatively interacting bodies [20] . This success makes us confident that hyper-systolic processing can be applied to a variety of numer-ical problems which lead to n 2 computation events. An important application is found in astrophysics where the investigation of the dynamics and evolution of globular clusters is of prime importance [21] . Further examples of applications are protein folding, polymer dynamics, polyelectrolytes, global and local all-nearest-neighbours problems, genome analysis, signal processing etc. [22] .
Hyper-systolic algorithms are an extension of the systolic concept [2] . Similar to systolic algorithms, data processing and transfer are pipelined and the cells carry out functions of equal load. The three main differences are: (i) use of a changing interconnection pattern throughout the execution of the algorithm, (ii) use of multiple auxiliary data arrays for storage of intermediate results, and (iii) the possible separation of communication and computation. The combination of these three features leads to reduction of the communication overhead.
The use of a changing communication pattern is due to the communication of data by different strides along a 1D ring in different stages of a hyper-systolic algorithm. The regularity of the communication pattern is retained, however.
As an example of a regular but changing communication pattern one can think of an algorithm in which each processor of a ring communicates data to its first, second, fourth, etc., neighbours in the first, second, etc., steps of the algorithm, respectively. Auxiliary data arrays are needed for temporary storage of intermediate results.
In conventional systolic algorithms such results are accumulated by shifting them from cell to cell. In the hyper-systolic algorithm they are generated and accumulated in place for many cycles, using multiple auxiliary data arrays, and are subsequently used to compute the final results.
Use of a regular but changing communication pattern can be found in some (conventional) systolic algorithms, such as the systolic implementation [6] of Eklund's matrix transposition algorithm on a hyper-cube [23] . Use of multiple data arrays for solving specific tasks, e.g. problem partitioning, can also be found in systolic algorithm literature (see Chapter 12 in [23] .), however, for purposes different of those aimed at in hyper-systolic algorithms. The unique combination of the two features mentioned above in the hyper-systolic concept aims at achieving new quality: substantial reduction of the communication overhead.
Matrix multiplication on parallel systems
In order to carry out matrix multiplications on distributed systems one has to take care for communication efficiency, parallelism and scalability of the implementation. For scalability of the implementation it appears very important that the data layout chosen is preserved in the course of the computation without need for reordering of initial or result matrices. Furthermore, the data flow organization should not hinder the efficient usage of register, vector or cache facilities that largely dominates the overall performance. A third requirement is the general applicability in linear algebra tasks such as block factorization algorithms, where, additionally, matrix-vector multiplication must be carried out effectively 1 . It is a general observation that many parallel matrix multiplication algorithms [24, 25] meet the criteria of efficiency, parallelism and scalability only partially. For illustration, let us for instance consider one of the favorite matrix multiplication strategies, Cannon's algorithm [26] , applied to n × n-matrix multiplication, A × B.
Elements a i,k and b i,k of the matrices A and B are assigned to cells on a 2D grid, indexed by i, j. In a first step, Cannon's method involves a pre-skewing of A and B along the rows and columns, respectively. Data movement with different strides for each row/column is required, cf. Fig. 1 
normal order skew order along the rows and of B along the columns, followed by the computation event, cf. Fig. 2 . We note that one can use blocks of elements as matrix entries.
The merit of Cannon's algorithm lies in its memory efficiency, as it is possible to arrange the computation in such a way that no cell holds more than one element (block) of each matrix. Disadvantages of Cannon's algorithm are preskewing and the fact that the optimal data layout for matrix multiplication requires one-to-all broadcast operations applied to matrix-vector multiplica- 
cycle 0 cycle 1 tion. Furthermore the layout of the result vector differs from that of the input vector [27] .
Design of a 1D Matrix Multiplication
In this section, we develop a 1D hyper-systolic matrix multiplication starting from a 2D algorithm that is related to the well known matrix product scheme of Fox [4] . In our systematic design approach the 2D scheme will be transformed to a 1D systolic array representation.
We have chosen a skew ordering as the fundamental representation of the matrices A, B and C. As a consequence, we will be able to carry out the computation fully in parallel without even the requirement for indexed addressing functionality of the target parallel computer. Furthermore, no reordering is required in the course of the computation because the skew representation is preserved.
Parallel Computational Problem
Given the n×m matrix A and the m×n matrix B, the matrix-matrix product reads
On a distributed memory machine, the elements of A and B have to be spread appropriately across the different processor nodes.
In our design approach, we will first show how to multiply 4 × 4 matrices A and B on a 2D grid of nodes of size 4 × 4. Then, the algorithm is mapped onto a 1D processing array with 4 nodes.
In Section 5, we present the hyper-systolic algorithm for matrix multiplication of p × p matrices on an array of p processors.
In Section 6, we consider the general case Eq. 1 of multiplying a n × m matrix A and a m × n matrix B on a 1D system of p processors. In order to map the systolic model onto a parallel implementation machine we choose hierarchy mapping with two different strategies, block and cyclic assignment.
2D Matrix Multiplication
Data alignment
In the following we make use of the concept of abstract processor arrays (APA) as defined in HPF [28] .
The grid of boxes shown in Fig. 3 is such a 2D APA on which the matrices A, B and C involved in the operation C = AB are aligned in a column-skewed fashion. 
Semi-systolic algorithm
Let the p × p matrices A, B and C be distributed on a p × p processor array and let for simplicity p = 4.
The algorithm consists of p (4) steps as follows: in the first step, the matrix elements b 1,1 , b 2,2 , . . . , b p,p of the matrix B in the first row of the APA are broadcast along the corresponding columns and subsequently are multiplied with the elements of the matrix A in the respective columns of the APA. The products (see Fig. 4a ) are accumulated in the corresponding elements of the matrix C, according to the arrangement shown in Fig. 3 .
At the end of the step, the elements of the matrix A are circularly shifted by one position to the left along the rows and by one position downwards along the columns (compare the positions of the elements of matrix A in Fig. 4a and Fig. 4b ).
In the second step, the processors of the second row of the APA broadcast their corresponding elements of the matrix B in the respective columns of the APA, Fig.4b . This operation is followed by the same multiplication and accumulation operations and circular shifting of the elements of the matrix A as in the first step.
The algorithm proceeds with similar steps in which the processors of the third, through p-th row of the array broadcast in turn their elements of the matrix B, and the elements of matrix A are circularly shifted to the left and downwards by one position, cf. Fig.4c-d . After a total number of p such steps all partial products which belong to the elements of the matrix C are accumulated in the corresponding processors.
The algorithm is called semi-systolic as it involves a broadcast operation of the row elements of B in each step.
Semi-hyper-systolic algorithm
We next consider the semi-hyper-systolic variant which corresponds to the semi-systolic algorithm just described. The initial distribution of data is shown in Fig. 5 . The distribution of the matrices A and C is the same as the one shown in Fig. 3 . The distribution of the matrix B is obtained from the distribution shown in Fig. 3 by circular shifting of the elements of B in the i-th row of the processor array by a stride of (i − 1) mod K , with K = 2 for p = 4. In the particular example with p = 4, the second and the fourth row of B are shifted by one position.
The algorithm consists of p (4) steps as shown in Fig. 6 . In every step, each processor multiplies the elements of the matrix A with the elements of the matrix B which it receives via the associated broadcast line. The partial product thus computed is accumulated in one of two local variables. The local variables represent elements of two auxiliary arrays C
(1) and C (2) which distributed across the processor array. They are used to accumulate partial results for the computations of the elements of the matrix C. Similar to the original systolic algorithm the processors in the first, second, . . . , p-th row broadcast the elements of the matrix B they contain to all the processors of the corresponding columns in the first, second, . . . , p-th step of the algorithm, respectively, see Fig. 6 .
At the end of each step the matrix A is cyclically shifted downwards by one position. Unlike the original algorithm the horizontal shift of the matrix A is performed only every second step by a stride of two elements.
The algorithm is completed by elemental addition of the auxiliary arrays C (1) and C (2) which is preceded by circular shifting of C (2) by one position to the left.
Comparison to Cannon's algorithm
The semi-hyper-systolic algorithm defined above can be compared with Cannon's algorithm. Each of the two algorithms has merits and shortcomings: Cannon's algorithm needs pre-skewing of the elements of the matrix A along the rows and the elements of matrix B along the columns of the 2D processor array which can be considered as a disadvantage since it gives rise to additional interprocessor communication that is not evenly distributed across the processors. On the other hand, the operations to be executed by each processor in a given step of the algorithm are rather simple, comprising one multiplication, one addition and two shift operations. Also, Cannon's algorithm needs only local processor interconnections.
In contrast, the semi-hyper-systolic algorithm as illustrated in Fig. 6 needs broadcasting lines and more complex control of the operations which have to be carried out by the processors: in a given step, each processor has to broadcast an element to all other processors of the same column, and the matrix A is circularly shifted in two directions, where in horizontal direction a stride of 2 is required for every second step while in vertical direction a stride of 1 is carried out in each step. On the other hand, this algorithm avoids pre-skewing of the matrices.
Matrix Multiplication on a 1D Processor Array
Next we transform the semi-systolic algorithm discussed above into a fully systolic one for a 1D processor array, in which a given processor executes in sequence the tasks assigned so far to the processors working on a given column of the 2D processor array. This procedure will eliminate the disadvantages of the semi-hyper-systolic 2D array algorithm since no broadcasting lines are needed, and moreover, control structures become simpler. Downward shifts of A merely amount to a re-assignment within the systolic cell and do not involve actual communication between cells. Note that the application of such a transformation on the algorithm of Cannon will not have the same effect as it would still be required to pre-skew one of the matrices.
Data alignment on a 1D processor array
In the case of a 1D processor array, we assign each column of the 2D array, Fig. 3 , to one processor. The resulting layout of the matrices A, B and C is shown in Fig. 7 . The dotted lines indicate the location of the elements in the cells of the previous 2D array. 
1D systolic algorithm
Again we start with the systolic computation. The algorithm needs p (4) steps. It does not require a broadcast of the matrix elements of the matrix B. In the first step, the matrix elements b 1,1 , b 2,2 , . . . , b p,p of the matrix B which reside in the first, second, . . . , p-th processor, respectively, are multiplied with the elements of the respective columns of the matrix A. The products (see Fig. 8a ) are accumulated in the corresponding elements of the matrix C, according to the arrangement shown in Fig. 7 . At the end of the first step, the elements of the matrix A are circularly shifted by one position to the left along the rows. In the second step, the second row of the matrix B is involved, see Fig. 8b . Its elements are multiplied by the elements of A and the partial products are accumulated in their proper locations, i.e., in the second step the products are copied to the elements of C which are circularly assigned one position downwards. Subsequently, A is circularly shifted to the left by one position.
The algorithm proceeds with similar steps in which the elements of the third, through p-th row the matrix B are multiplied with the elements of A, the products being assigned to a row of C at locations i − 1 positions downwards the row in the i-th step, with the elements of matrix A being circularly shifted to the left, cf. Fig. 8c-d . After a total number of p (4) steps all partial prod-ucts which belong to the elements of the matrix C are accumulated in the corresponding processors.
1D hyper-systolic algorithm
Let us turn now to the 1D realization of the hyper-systolic algorithm. The initial distribution-as in the 2D case-requires a partial skewing of B along the rows, see Fig. 9 . The distribution of the matrix B is obtained from the distribution shown in Fig. 7 by circular shifting of the elements of B in the i-th row of the processor array by a stride of (i − 1) mod K , with K = 2 for p = 4. Step by step each processor multiplies the element of the matrix A it contains with the corresponding element of the matrix B. The partial product thus computed is accumulated in one of two local variables (K = 2). The products computed in alternate steps are again stored alternately in one of the two local variables, in an analogous fashion as for the systolic algorithm, i.e., in the ith step, the product is assigned to a row located i − 1 elements downwards, cf. Fig. 10 . We emphasize again that A is shifted only every second step in horizontal direction to the left by two elements. For the general case with p processors, we have to carry a shift byK elements in every K-th step.
The algorithm is completed by elemental addition of the auxiliary arrays C (1) and C (2) which is preceded by circular shifting of C (2) by one position to the left. 
Summary
In a systematic design approach, we developed a matrix multiplication algorithm on a 1D abstract processor array, starting from an algorithm on a 2D APA. The algorithmic transformations led to a 1D hyper-systolic scheme
• that avoids broadcast lines required in the 2D case,
• that, given p processors, shows a complexity of interprocessor communication on the 1D APA which is equal to that of Cannon's 2D algorithm, • that avoids skewing operations and reordering.
So far, we illustrated the scheme using 4 × 4 matrices distributed column-wise over 4 systolic cells. In section 5, we generalize the 4 × 4 problem to a p × p system, distributed on a p processor array. In the case of the 4×4 matrices, the shift constant was 2. For the general case, we shall introduce a stride K which is carried outK times, where the integer constants K andK fulfil KK = p.
Hyper-Systolic Bases
Before we present the general hyper-systolic matrix product, we define the hyper-systolic algorithm for two data streams. Such a situation is given in the computation of convolution and correlation problems. The scheme will later be adapted to the matrix multiplication [22] .
Hyper-Systolic Recipe
Let x and z be two 1D arrays both of length n. Assume that functions
for each i have to be computed, with ⊕ being an associative and commutative operator. The computation can readily be carried out by usage of systolic algorithms on a ring of systolic cells [20] . However, one can observe redundant interprocessor communication in this process that can be removed in hypersystolic processing. The general recipe to find optimal hyper-systolic bases reads:
Let the numerical problem be computable on two 1D systolic processor arrays by use of a 1D systolic algorithm. Let the two 1D data streams x and z both of length n be mapped onto themselves by two sequences of (circular) shifts on the systolic array. The hyper-systolic scheme to compute the problem is constructed as follows:
(1) For the systolic array x of length n, k replicas are generated by shifting the array x k times by strides a t , 1 ≤ t ≤ k, where all shifted arrays are stored as intermediate elements on the cells as arraysx t , 1 ≤ t ≤ k.
For the systolic array z of length n, k ′ replicas are generated by shifting the array x k ′ times by strides 
The sequences of strides {a t }, 1 ≤ t ≤ k and {b t ′ }, 1 ≤ t ′ ≤ k ′ are determined such that (a) all pairings of data elements are present at least once, (b) the total communication cost is minimized. 
The Hyper-Systolic Optimization Problem
Parallel machines support logical 1D chains of processors in form of linear arrays or rings. However, circular shifts along the 1D ring in general lead to different hardware communication expenses for different strides.
The optimal sequence of strides for minimal interprocessor communication will depend on the interprocessor communication cost for a given stride. In order to minimize the communication cost effect on a given machine, we introduce a cost function C(a i ), as a function of the stride a i .
For the sake of argumentation, let us first assume the costs of communication for each array x and z on the systolic ring to be constant for any stride 0, a 1 , a 2 , a 3 , . . . , a k ) ∈ N k+1 0 of k + 1 integers and 
with
4.2.0.1 Lower bound on k + k ′ A lower bound for the minimal number of non-zero elements of A k can be derived that will deliver optimal complexity. given by
PROOF. The total number of combinations required is n 2 as each element of the first array must come into contact with the n elements of the second array. Let the matrices H 1 and H 2 be realized by k − 1 and k ′ − 1 shifts respectively. In that case each element of the first matrix can be combined with k ′ elements of the second matrix, therefore the possible number of combinations will be nkk ′ . Given n = kk ′ , the minimum number of circular shifts
Therefore, the complexity for the interprocessor communication of a hypersystolic algorithm for C(a i ) = C(b i ) = const. is bounded from below by 3( √ n− 1) shifts, where we have already included the costs for the back-shifts.
C(a i ) and C(bˆi) = const
We now assume that the cost for a circular shift is a function of the strides a i . The optimization problem of definition 1 is modified only slightly, however, the construction of an optimal base can be quite complicated. 0, a 1 , a 2 , a 3 
with the total cost
being a minimum, where each m ∈ I, (0 ≤ m ≤ n − 1), can be represented at least once as the sum of two ordered partial sums
Regular Bases
The 4 × 4 problem presented in Section 3 uses so-called regular bases. This prescription turns out to be optimal for equal cost of any stride executed in circular shift operations on the ring. Regular hyper-systolic bases are advantageous as they require only two distinct strides.
Definition 3 -Regular Bases
The regular bases are given by
The completeness of a base pair is defined in terms of the h-range of the base, a notion borrowed from additive number theory [29, 30] :
The h-range of a regular base is n.
PROOF. Let
as KK = n. There are K − 1 elements a i = 1 ∈ A k . Thus any r with 0 ≤ r ≤ K − 1 r ∈ N 0 can be represented as partial sum by the elements
are integer multiples of K. Adding the partial sums to r we can therefore represent any element m ∈ I. Thus, the h-range of the base pair A k=K−1 and B k ′ =K−1 is n, i.e., the base pair is complete. 2
Theorem 3
The lower bound to the minimal length of the regular bases for a given h-range n is K =K = √ n.
PROOF. The regular base A k is complete.
Differentiation gives K = √ n. 2
Theorem 4
The communication gain factor R that compares the regular hypersystolic to the systolic algorithm is:
PROOF. Let K =K = √ n. One needs K − 1 shifts by 1 andK − 1 shifts by K in forward direction and again K − 1 shifts by 1 in backward direction, respectively; therefore, the total number of shifts required turns out to be
The standard systolic computation requires n − 1 shifts altogether. 2
Hyper-Systolic Matrix Product
Next we present the general formulation of the systolic and hyper-systolic matrix product in terms of a pseudo-code formulation. The size of the matrices is p × p and the 1D processor array consists of p nodes.
Systolic Algorithm
The systolic version of the matrix product of two matrices A and B is given in Algorithm 1. The matrices are represented in skew order.
Algorithm 1 Systolic matrix-matrix multiplication.
foreach processor i = 1 : p ∈ systolic array for j = 1 :
We have simplified the representation of data movements and assignments by introduction of two functions: cshift-row: horizontal circular shift of data by a stride of k on a ring of cells numbered from 1 to n, cshift-row involves interprocessor communication.
cshift-col: vertical circular shift by a stride of k for the vector of n elements within the systolic cells. cshift-col only amounts to memory assignments.
The algorithm is completely regular. Each cell executes one compute operation together with an assignment followed by a circular shift of the matrix A in each systolic cycle. The skew order is not destroyed during execution of the algorithm. Note that for each processor inner cell assignment operations (colcshift) are executed using equal strides in a given step of the parallel algorithm. Hence, one global address suffices and further address computations are not required!
Hyper-systolic Algorithm
It has been already noticed in section 3.3, that the complexity of the systolic computation is not competitive with Cannon's algorithm. However, the hyper-systolic computation belongs to the same complexity class as Cannon's algorithm. It is fully pipelined and parallel, and does not require any skewing steps to align or re-align matrix elements.
Regular Bases
We employ the regular bases constructed for the hyper-systolic system. We add a third base C to account for the back shifts:
Finally, the K intermediate result matrices C i are shifted back according to base C k ′ while summed up to the final matrix C. The algorithm is very regular. The skew order is not destroyed during execution, and in any stage, only global addresses are required.
Complexity
The gain factor for the matrix product reads (note that matrix B is only partially shifted):
Theorem 5 The gain factor R that compares the regular hyper-systolic matrix multiplication to the systolic algorithm is
PROOF. One needs 1 shift of the full matrix B,K − 1 shifts by K of matrix A and again K − 1 shifts by 1 of matrix C. Therefore, the total number of shifts required is
The standard systolic computation requires p − 1 shifts of the matrix A.
Comparison to Cannon's algorithm
In order to compare Cannon's algorithm and the hyper-systolic matrix multiplication, we consider a 2D √ p× √ p processor array, where Cannon's algorithm is carried out, and a 1D ring array of p processors where the hyper-systolic matrix product algorithm is computed.
The total number of shift operations of Cannon's algorithm is 2 √ p − 2 = 2K − 2, while the number of shift operations for the hyper-systolic algorithm was 2K −1. Thus, the complexities in terms of circular shift operations of both algorithms are equal for large p. We will see below how this fact translates into execution times on mesh and grid based machines. matrix elements before. Therefore, the p × p system of sub-matrices has to be
Implementation Issues
The class of algorithm presented can be useful on any type of massively parallel system with distributed memory. Mesh and grid-based connectivities might benefit as well as large work-station clusters.
In the previous section, we have presented complexities of interprocessor communication in terms of circular shifts, irrespective of the actual communication time of a shift. This time is a constant on workstation clusters usually connected via Ethernet, therefore complexities in terms of circular shifts will translate into real time in a straightforward way. On mesh and grid based machines 1D rings in general can be realized as a subset of their system connectivity.
As an example taken from real life, we have implemented a level-3 PBLAS code on the APE100 parallel computer. So far, on APE100 lack of indexed addressing has hindered an effective scalable implementation of PBLAS [32] .
In our approach, we made use of a combination of block and cyclic mapping. Thus, we are able to use local BLAS, exploiting the CPU with high efficiency, and to reduce the memory overhead of the hyper-systolic algorithm.
On APE100, for real data, the optimal elementary blocks are of size 6 × 6. For complex data, the size is 4 × 4. The full matrix is blocked to p × p matrices which are distributed on the ring and the elements of which are the elementary blocks. Only the p × p matrices are skew, the elementary matrices remain in normal order.
We have benchmarked a 128-node APE/100Quadrics QH1 using real and complex data. Fig. 11 shows the performance results.
The theoretical peak performances (single node!) for Quadrics are 63 % for real data and 88 % for complex data, as can be inferred from the maximal ratio of computation vs. memory-to-register data transfer times. Hyper-systolic matrix multiplication leads to a peak performance of 65 % of peak speed, which translates into 75 % of the theoretical performance.
Summary
The 1D hyper-systolic matrix multiplication algorithm is a promising alternative to 2D matrix product algorithms. With equal complexity as standard methods, the hyper-systolic algorithm avoids non-regular communication and indexed local addressing. Hence, the hyper-systolic matrix product scheme is universal: it is applicable on any type of parallel system, even on machines that cannot compute local addresses. The method preserves the alignment of the matrices in the course of the computation. Besides the fact that transposed matrix products can be carried out on the same footing, alignments for the optimal hyper-systolic algorithm are efficient for matrix-vector operations as well.
So far, in a feasibility study, the hyper-systolic matrix product has been implemented on APE100/Quadrics systems [33, 34] . We will present details of the implementation on this system for matrix and transposed matrix products in Ref. [35] .
